

An Energy-Efficient Wireless Power and Data Transfer System

Yechan Park¹, Seok-Tae Koh¹, Jeongeun Lee¹, Hongkyun Kim², Jaesuk Choi¹, Sohmyung Ha³, Chul Kim², and Minkyu Je¹ ¹School of Electrical Engineering, Korea Advanced Institute of Science and Technology (KAIST), ²Department of Bio and Brain Engineering, KAIST, ³Division of Engineering, New York University Abu Dhabi E-mail: yechan.park@kaist.ac.kr

🖌 High Q: PTE 🕇 DR 🚽

🖌 Low Q: PTE 🚽 DR 🕇





Introduction

- Neural prostheses: Providing a better life for patients with impairment
- Electrical neural stimulation: Limited spatial resolution due to the spread of stimulation current
- Optogenetic stimulation: An alternative to overcome the limitation

Electrical stimulation \rightarrow Limited spatial resolution

Optogenetic Stimulation \rightarrow Improved spatial resolution

- Requirements of wireless power and data transfer system over a single link ✓ Sufficient power delivered to the load (PDL) for stable operation
- ✓ High power transfer efficiency (PTE) for extended battery time
- ✓ High data rate (DR) for multi-channel stimulation

Fundamental Trade-Offs

PDL/PTE vs. DR in OOK



- OOK: Simplicity, discontinuous power transmission
- Trade-offs between PDL and DR, PTE and DR





Bandwidth •

- PDL due to continuous power delivery
- Trade-off between PTE and DR

Key Building Blocks





- AC-to-DC conversion
- 2-phase FM signal gen. ullet



High sensitivity (500 mV/1 MHz)

System Implementation

Overall System Architecture

Measurement Results

Link Characterization and System Performances



- FSK (High DR with large PDL) and frequency-splitting phenomenon (Wide bandwidth without degrading PTE) employed
- High-sensitivity frequency-to-amplitude converter (FAC) to enable high-DR communication over relatively narrow bandwidth compared to the previous work
- ASK demodulator to demodulate the amplitude-modulated signal generated by the FAC circuit
- Reference-less clock and data recovery (CDR) circuit for synchronized data communication with the frequency-modulated carrier



- Smaller link gain variations, lower drops of PTE, and Higher DCto-DC efficiency for the proposed flat-region FSK (FR-FSK) compared to those of the conventional peak-point FSK (PP-FSK)
- Frequency-to-amplitude conversion observed from the ripples at 6.5 MHz (High) and 7.5 MHz (Low)
- Data demodulation and CDR operation verified at the DR of lacksquare2.5 Mb/s in both through-air condition and in-vitro setup

Conclusion

- Frequency-splitting-based wireless power and data transmission IC employing a proposed flat-region FSK scheme presented
- Trade-offs between PDL and DR, as well as PTE and DR overcome altogether
- High-sensitivity frequency-to-amplitude converter based on 2-phase ILROs developed for high-DR demodulation
- 2.5-Mb/s DR, 115-mW PDL, and 89.6% PTE achieved simultaneously

Acknowledgement

The chip fabrication was supported by the IC Design Education Center (IDEC), Korea.

